



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,486	11/17/2003	Zvi Regev	M4065.0578/P578-A	1041
24998	7590	05/06/2004	EXAMINER	
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			LE, THONG QUOC	
2101 L STREET NW			ART UNIT	
WASHINGTON, DC 20037-1526			PAPER NUMBER	
			2818	

DATE MAILED: 05/06/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/714,486

Applicant(s)

REGEV, ZVI

Examiner

Thong Q. Le

Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 63-83 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 72-74 and 81-83 is/are allowed.
- 6) ☒ Claim(s) 63-65, 70, 71 and 75-77 is/are rejected.
- 7) ☒ Claim(s) 66-69 and 78-80 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. ____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date ____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: ____.

DETAILED ACTION

1. Pre-amendment filed on November 17, 2003 has been entered.
2. Claims 1-62 have been canceled.
3. Claims 63-83 have been added.
4. Claims 63-83 are presented for examination.

Information Disclosure Statement

5. This office acknowledges receipt of the following items from the Applicant:
Information Disclosure Statement (IDS) filed on November 17, 2003.
6. Information disclosed and list on PTO 1449 was considered.

Specification

7. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 63-65, 70-71, 75-77 are rejected under 35 U.S.C. 102(b) as being anticipated by Takahashi et al. (U.S. Patent No. 5,528,545).

Regarding claims 63, 75 Takahashi et al. disclose a static memory device (Figure 7), comprising:

a static memory cell (MC) connected to first and second bit lines (BL, /BL);
an input circuit (Figure 7, N1, N2) , said input circuit having first and second inputs, said inputs corresponding inputting data to be written into a memory cell (Figure 7, N1, N2 coupled to BL, /BL) ; and

a current generating circuit (Figure 7, SA10) for generating first and second currents in response to received input data and applying the first and second currents to the memory cell through the bit lines, said first and second currents representing a value of the input data (ABSTRACT, Column 15, lines 34-43).

Regarding claims 64,76, Takahashi et al. disclose a biasing circuit (Figure 7, BR) coupled to said bit lines, said biasing circuit biasing the bit lines to a predetermined voltage level when a write operation is not being performed (Column 1, lines 50-55).

Regarding claims 65, 70-71, 77, Takahashi et al. disclose a biasing circuit (Figure 7, BR) coupled to said bit lines, said biasing circuit biasing the bit lines to a predetermined voltage level when a read operation or a write operation is not being performed (Column 1, lines 50-55), and wherein the static memory cell is a static random access memory, and wherein the static memory cell is a content addressable memory cell (Column 14-30).

Allowable Subject Matter

10. Claims 66-69, 78-80 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 66-69, 78-80 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Takahashi et al. (U.S. Patent No. 5,528,545), and others, does not teach the claimed invention having a predetermined voltage is smaller than a first voltage to power the driver, but more than half of the first voltage, and the current generating circuit having a first voltage is applied to the first adjustable resistive element and the second voltage is applied to the second adjustable resistive element when the third and fourth control signal are received.

11. Claims 72-74, 81-83 are allowed.

Claims 72-74, 81-83 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Takahashi et al. (U.S. Patent No. 5,528,545), and others, does not teach the claimed invention having a means for latching the logical value until the next read operation is performed on the cell.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

Art Unit: 2818

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thong Q. Le
Primary Examiner
Art Unit 2818

THONG LE
PRIMARY EXAMINER